

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 03258046 A

(43) Date of publication of application: 18 . 11 . 91

(51) Int. Cl. H04L 7/033  
H04J 3/14

(21) Application number: 02054993

(22) Date of filing: 08 . 03 . 90

(71) Applicant: NEC CORP NEC MIYAGI LTD

(72) Inventor: SAKAMOTO MITSURU  
OKUMURA JUNJI


(54) AIS TRANSMISSION CIRCUIT

(57) Abstract:

PURPOSE: To use other clock to send an AIS signal when a PLL circuit of a channel has a fault by connecting a read clock of each channel at a receiver side in parallel with a selector of each channel at a low-order group of an asynchronous digital multiplexer.

CONSTITUTION: Receiver side read clocks  $12_1-12_4$  for each channel selected by selectors  $2_1-2_4$  are respectively inputted to receiver buffer memories  $3_1-3_4$ . The selectors  $2_1-2_4$  are subject to selection control by receiver side read signal interrupt signals  $13_1-13_4$ . Thus, an AIS(Alarm Indication Signal) signal is sent by using a read clock of other PLL circuit when any of PLL circuits  $1_1-1_4$  has a fault in a channel through the provision of the selectors  $2_1-2_4$  connecting in parallel with each channel of outputs of the PLL circuits  $1_1-1_4$  of each channel of a receiver side of a low order.

COPYRIGHT: (C)1991,JPO&Japio



BEST AVAILABLE COPY